

A SINGLE-BIAS DIODE-REGULATED 60GHZ MONOLITHIC LNA

K. Maruhashi, K. Ohata and M. Madihian*

NEC Corporation

Kansai Electronics Res. Lab., 2-9-1, Seiran, Otsu, Shiga 520 Japan

*C&C Res. Labs., 4-1-1, Miyazaki, Miyamae-ku, Kawasaki 216 Japan

Abstract

This paper presents a small-size 60GHz-band GaAs MMIC LNA with a single bias supply. A diode-regulated self-bias circuit was proposed and demonstrated for suppressing the FET drain current variations due to threshold voltage nonuniformities. The developed three-stage MMIC LNA exhibited an average noise figure of 3.3dB with 18dB gain from 58 to 62GHz. The chip size of the LNA is $1.85\text{mm} \times 1.07\text{mm} \times 0.04\text{mm}$.

I Introduction

To date, several applications such as wireless LANs, cordless cameras and contactless ID card systems[1] have been proposed and tested for 60GHz-frequency-band. An MMIC LNA is a key element for RX modules in the above mentioned systems. A self-biased LNA is useful because it requires only one positive voltage source and simplifies bias networks for MMIC design. Recently, self-biased MMIC LNAs have been reported at C- and X-bands[2]-[4], however to our knowledge, there have been no reports for single-bias monolithic LNAs operating at higher frequency-bands. For a high transconductance millimeter-wave FET, the drain current is sensitive to threshold voltage variations due to nonuniformities in the wafers and the gate recess process. Therefore, it is important for a self-biased LNA to regulate the drain current.

This paper describes a small-size 60GHz-band GaAs-based MMIC LNA operating with a single

bias supply introducing a diode-regulated self-bias circuit. Using this bias circuit, the sensitivity of the drain current to the FET threshold voltage variations was reduced to 58% compared to that for a conventional self-bias circuit.

II Circuit Design

An equivalent circuit for the three-stage LNA is shown in Fig.1. In the circuit, $0.15\mu\text{m} \times 60\mu\text{m}$ AlGaAs/InGaAs heterojunction FETs(HJFETs) were employed. The typical threshold voltage of the FET was -0.9V. The amplifier consists of three noise-matched, identical stages. Each stage has been designed to be unconditionally stable by incorporating series feedback lines for the source terminal and RC bias networks for the drain terminal of the FET. At all frequencies, a stability factor $K > 2$ for the overall three-stage amplifier was realized.




Fig. 1. Circuit topology for the designed self-biased three-stage monolithic amplifier.

For the gate bias network, a diode-regulated self-bias circuit as shown in Fig.2(a) has been introduced to reduce the drain current sensitivity to the FET threshold voltage(V_{th}) variations. In the circuit, a Shottky diode forward turn-on voltage, V_f , is applied to the gate voltage(V_g). A current limiting resistor and the diode are connected in series between the source terminal of the FET and the ground.




Fig. 2. Diagrams for (a) a diode-regulated self-bias circuit used in Fig.1., and (b) a conventional self-bias circuit.

The drain current distributions(σ) for the proposed and for a simple bias circuit[2] shown in Fig.2(b) were evaluated on a 3-inch wafer. As shown in Fig.3, the drain current distribution for the proposed bias circuit($V_g=V_f$) was 58% compared to that for the conventional circuit($V_g=0$). This can be explained by a resistor value(R) between the source terminal and the ground. Since drain current(I_d) near pinch-off region is approximately described as $I_d = \beta(V_g - V_{th} - R \cdot I_d)^2$, R for a set current(I_d^{SET}) can be described as:

$$R = \frac{1}{I_d^{SET}} \left(V_g - V_{th} - \sqrt{\frac{I_d^{SET}}{\beta}} \right), \quad (1)$$

where β is a fitting factor for FET I_d v.s. V_g characteristics. Thus, R is larger($R=460\Omega$) for the proposed circuit than that for the conventional circuit($R=190\Omega$). As a result, a transconductance including this resistor, which is equal to $-(\partial I_d)/(\partial V_{th})$ [2], is smaller at the same designed drain current.




Fig. 3. Drain current distributions(single-stage) over a wafer for (a) the diode-regulated self-bias circuit and (b) the conventional self-bias circuit.

Besides the drain current sensitivity reduction, this bias circuit facilitates realization of a simple small-size MMIC because it does not need active elements for current regulation or long bias lines from drain(dc pad) to gate bias circuits across an RF signal line in a compact layout design. With a drain current of 5mA/stage at 3V, the total dc power consumption was estimated to be 45mW.

III MMIC Process and Device Characteristics

The epitaxial layer structure for an HJFET consists of an AlGaAs buffer layer, a 13nm undoped $In_{0.2}Ga_{0.8}As$ channel layer, a 33nm $Al_{0.2}Ga_{0.8}As$ layer with $5 \times 10^{12}cm^{-2}$ Si-planar

doping and an 80nm n^+ -GaAs cap layer.

In FET fabrication, mesa-isolation, wet recess etching, electron beam evaporation and lift-off techniques were employed. Details were reported elsewhere[5][6]. The junction between HJFET gate and source(drain) terminals was used as a Schottky diode. A Metal-Insulator-Metal(MIM) structure with an SiN film as a dielectric layer was applied for fabricating both dc blocking and bypass capacitors. N^+ bulk resistors were used in the bias networks.

The HJFET has a T-shaped gate with $0.15\mu\text{m}$ length. The device exhibited a typical transconductance of 510mS/mm and an f_{max} of 200GHz at $V_{\text{ds}}=2\text{V}$ with a reverse gate-drain breakdown voltage of 10V . The measured minimum noise figure for the device was 0.4dB at 12GHz with an associated gain of 13dB .

IV MMIC Performance

The chip photograph for the monolithic three-stage LNA is shown in Fig.4. The chip size is $1.85\text{mm} \times 1.07\text{mm} \times 0.04\text{mm}$.




Fig. 4. Chip photograph for the fabricated three-stage MMIC LNA ($1.85\text{mm} \times 1.07\text{mm}$).

Ten MMIC chips were tested by on-wafer RF probes. At a supply voltage(V_{d}) of 3V , drain currents were at a range from 3.5 to $5.1\text{mA}/\text{stage}$. The measured noise figure and gain as a function of frequency are represented in Fig.5. Noise figure variation at 60GHz was from 3.2 to 3.7dB and gain

variation was from 17.2 to 18.3dB . For the best chip, the average noise figure from 58 to 62GHz was 3.3dB with 18dB gain.




Fig. 5. Measured noise figure and gain of ten MMIC LNAs at 3V .

The measured noise figure and gain of the LNA as a function of supply voltage are shown in Fig.6. When the drain voltage was increased from 3 to 5V , the drain current gradually increased only by 10% . At this time, the noise figure was almost unchanged with a gain of 16dB at 60GHz .




Fig. 6. Measured noise figure and gain as a function of supply voltage at 60GHz .

Since V_{f} is affected by temperature, its dependence of LNA noise characteristics is interesting. For the ambient temperature range of $20 \pm 50^\circ\text{C}$,

the noise figure and gain variations were $\pm 0.5\text{dB}$ and $\mp 1.6\text{dB}$, respectively.

V Conclusions

Design and performance of a single-biased 60GHz-band monolithic LNA were described. A diode-regulated bias circuit was introduced to reduce the drain current sensitivity to FET threshold voltage variations. For the best LNA, the average noise figure from 58 to 62GHz was 3.3dB with 18dB gain at 3V. At 5V, the noise figure was unchanged with a gain of 16dB at 60GHz. The developed MMIC LNA featuring a small chip size and an excellent noise performance as well as a single bias supply with a wide voltage range promises great applicability to low-cost millimeter-wave wireless systems.

Acknowledgments

The authors wish to thank K. Onda, M. Funabashi and M. Kuzuhara for their useful discussions. Support from S. Hasegawa and M. Ogawa is appreciated.

References

- [1] Y. Takimoto, H. Yatsuka, A. Inoue, T. Yokoyama, T. Aoyagi, K. Ohata, T. Saito, T. Negishi and N. Okubo, "60 GHz Short Range Transceivers and Applications for Minimum Delay Spread LAN," 1996 IEEE MTT-S Digest, pp.509-512, June.
- [2] B. Hughes, J. Perdomo and H. Kondoh, "12 GHz Low-Noise MMIC Amplifier Designed with a Noise Model that Scales with MODFET Size and Bias," IEEE MTT, vol. 41, pp.2311-2316, Dec., 1993.
- [3] K. W. Kobayashi, R. Esfandiari, B. Nelson, K. Minot, W. Jones, M. Biendenbender, R. Lai, K. L. Tan and J. B. Berenz, "A Monolithic HEMT Regulated Self-Biased LNA," 1994 IEEE MMWMC-S Digest, pp.121-124, May.
- [4] K. Hubbard, K. MacGowan, C. Kau, D. Smith and S. Maas, "A Family of Low Cost High Performance HEMT MMICs for Commercial DBS Applications," 1995 IEEE MTT-S Digest, pp.1649-1652, May.
- [5] K. Maruhashi, M. Funabashi, T. Inoue, M. Madihian and M. Kuzuhara, "A 60GHz-Band Low Noise HJFET Amplifier Module for Wireless LAN Applications," 1996 IEEE MTT-S Digest, pp.13-16, June.
- [6] N. Samoto, I. Miura, Y. Makino and K. Yamanoguchi, "Sub-0.1- μm T-Shaped Gate Fabrication Technology Using Mixing-Layer Sidewalls in a Double-Layer Resist System," J. Vac. Sci. Technol., No. B12(6), pp.3673-3676, Nov./Dec. 1994.